Abstract-Programming performance of dual-bit silicon-oxidenitride-oxide-silicon memories is studied on cells fabricated using different channel engineering schemes. Both halo and compensation implants are shown to impact the programming speed, bit coupling, and read disturb, and can be suitably adjusted to optimize the cell operation. The doping dependence of bit coupling and the programming speed are verified using well-calibrated 2-D device simulations.
I. INTRODUCTION
C ONVENTIONAL floating gate (FG) flash is likely to hit scaling roadblock below the 45-nm node [1] , [2] . Among various alternatives, nitride-trap storage-based siliconoxide-nitride-oxide-silicon (SONOS) flash memory appears to be technologically mature and promising to replace the FG flash [3] - [7] . Due to discrete (nonconducting) nature of the storage node, 2-bit/cell operation has been achieved in SONOS cells by localized injection of electrons (program) and holes (erase) near the drain (D) and source (S) junctions [3] , [5] . Recently, a 4-bit/cell operation has been achieved in silicon-on-insulator (SOI)-based SONOS cells by storing charges on both the top and bottom ONO layers [8] .
Localized injection of electrons and holes is done by channel hot electron injection (CHEI) and band-to-band tunneling induced hot hole injection (HHI), respectively [3] , [5] . The presence or absence of these localized electrons must be correctly sensed during the read step for proper threshold voltage (V T ) determination of both the bits and, therefore, the memory state. This is done using the reverse read method [5] , [9] , where read voltage (V D ) is applied to the opposite node (S or D but referred to as V D ) to sense any particular bit. During reverse read, read V D applied at the opposite node creates depletion layer, which screens any electrons stored at that node and prevents bit coupling (unintentional increase in V T for a particular node due to charges stored at the opposite node) [10] - [12] . However, such screening may not be very efficient if the magnitude or spread of stored charge is high. Although increasing read V D reduces bit coupling, it also increases read disturb (soft programming of erased bit) [10] . Bit coupling reduces useable memory window and affects reliable 2-bit/cell operation and, therefore, is a serious bottleneck for physical scaling of multibit SONOS cells. In this letter, the impact of channel engineering on the performance of 2-bit/cell operation is studied with respect to program speed, bit coupling, and read disturb. The impact of halo and channel compensation implants on these parameters is studied using measurements and is verified using well-calibrated 2-D process and device simulations. This paper shows that proper channel engineering schemes can be adopted to optimize the overall cell performance under 2-bit/cell operation. 
1 Both bit-1 and bit-2 programming transients were measured by the reverse-read method [5] , [9] using read V D = 1.6 V. Programming time is defined as the time needed to reach a V T shift of 1.6 V (from natural V T ). Process and device simulations were done using ISE-TCAD tools DIOS and DESSIS [13] . SMC, a fixed-field full-band Monte Carlo simulator [14] that works as a postprocessor of DESSIS was used for hot carrier simulations. Fig. 2(a) shows the bit-1 programming transients for different cells with bit-2 in the erased state. Fastest programming is observed for "H" cells, followed by "CH," "N," and "C" cells. Although not explicitly shown, bit-2 speed with bit-1 in the programmed state is also fastest for "H" and followed by "CH," "N," and "C" cells. However, for each type of cells, bit-2 speed with bit-1 in programmed state is always lower than bit-1 speed with bit-2 in the erased state. Fig. 2(b) shows bit coupling curves (unintentional increase in bit-2 V T when bit-1 is being programmed) for different channel doping schemes. Memory window (maximum shift in bit-1 V T before bit-2 V T starts to increase) is highest, and therefore, bit coupling is lowest for "CH" and "H" cells, while "N" and "C" cells show lower memory window and higher bit coupling. Note that bit coupling is affected more by halo implant compared to compensation implant. Therefore, addition of halo implant improves both programming speed and bit coupling but also causes higher read disturb (lower safe read V D ) [see Fig. 1(b) ]. Addition of compensation implant together with halo slightly reduces programming speed but improves read-disturb lifetime without significantly affecting bit coupling (compared to halo only case). Therefore, the use of compensation along with halo looks promising for optimizing 2-bit/cell operation of SONOS device. Fig. 3 shows hot electron density (HED) distribution near the interface and along drain half of the channel for different channel doping schemes, simulated under identical bias as used during measurements. Note that the lateral electric field near drain junction is highest for "H" cells, followed by "CH" and "N," and is lowest for "C" cells (not explicitly shown). Hence, HED is highest in "H" cells, followed by "CH," "N," and "C" cells, as shown, and is consistent with experimental programming speeds for these cells. Moreover, the impact of channel doping on projected read V D , shown in Fig. 1(b) , can be explained in a similar way (note that lower read V D implies higher read disturb and vice versa). Also, note from Fig. 3 that the spread of normalized HED distribution toward the channel center is larger for "N" and "C" compared to "H" and "CH" cells. The HED distribution spreads toward the drain overlap (not toward the channel center) with addition of halo implant, which has significant impact on improving programming speed [hot-electron (HE) peak is higher] without degrading bit coupling, as discussed in the succeeding paragraphs.
While programming bit-1, trapped electrons increase the potential barrier locally on the D side. Therefore, its impact on V T is higher when read V D is applied on the S side instead of D side, which is the principle of reverse read scheme. However, V T shift is not negligible during forward read (reading bit-2, V D applied at the D side) due to insufficient barrier lowering at the drain end, which causes bit coupling. In a different perspective, forward read creates a depletion boundary, screening the effect of electrons stored at the drain side. Insufficient screening of these electrons (charges trapped outside the depletion layer boundary) causes unwanted bit coupling. The impact of channel doping on bit coupling is verified by 2-D simulations, as discussed in the next paragraph using Fig. 4 . For clarity, simulation results are shown only for "N" and "H" cells (results obtained for other channel doping schemes are consistent with experiments).
To simulate the impact of halo doping on bit coupling, a rectangular charge packet of varying width was placed on D side of these cells. Charge magnitude was suitably adjusted to achieve bit-1 V T shift of 1 V obtained using the reverse read method. Note that for a given packet width, the charge density required to obtain 1 V reverse V T shift is lower in "H" compared to "N" cell, as shown on the left-hand side (LHS) of the y-axis of Fig. 4 . 2 The right-hand side (RHS) of the y-axis of Fig. 4 shows the variation of bit-2 V T as a function of distance between edges of the charge packet (X P ) and the depletion layer (X D ) inside the channel. Note that a narrow charge packet (packet edge 20 nm inside X D ) gives negligible bit coupling. Bit-2 V T gradually increases due to bit coupling as 2 As "H" cell has lower normalized charge spread than "N," as shown in Fig. 3 , the actual charge spread for a given bit-1 reverse V T shift is much lower for "H" compared to "N" cell.
X P comes closer to X D and goes past it toward the center of the channel. It can be clearly seen that for a given distance between X P and X D , increase in bit-2 V T due to bit coupling is lower in "H" cells compared to "N" cells, which is consistent with the experimental results.
III. CONCLUSION
The impact of channel engineering on programming performance is studied for 2-bit/cell SONOS flash memories. It is shown that the magnitude of peak HED as well as the electron injection area under CHEI programming depends on channel implant schemes and impact programming speed, read disturb, and bit coupling. It is demonstrated that the addition of compensation implant and symmetric halo implants improves programming speed and reduces bit coupling while maintaining read disturb within acceptable limit. Experimental results are verified by well-calibrated 2-D device simulations.
